Japan approves TSMC plan to make 3-nanometer chips at its second Kumamoto fab

DIGITIMESOctober 17, 2026en

Japan's Ministry of Economy, Trade and Industry (METI) on Oct. 16 approved a revised plan from Taiwan Semiconductor Manufacturing Co. (TSMC) to build 3-nanometer logic chips at its second fab in Kumamoto Prefecture, on the southern island of Kyushu. 3nm is one of the most advanced chip processes in commercial production. The plan replaces the 6nm and 12nm production approved in February 2024.

This is a short summary published by AI Global Wire. The full article is owned and hosted by DIGITIMES — open it there to read it in full.

• Verktyg