Jedec unveils new standard for silicon photonics reliability qualification and testing
DIGITIMESen

Jedec released a new standard for silicon photonics (SiPh) testing and manufacturing controls to promote consistent reliability practices. The standard comes as SiPh experiences rapid growth due to its potential to replace copper interconnects amid AI infrastructure demand surges.
This is a short summary published by AI Global Wire. The full article is owned and hosted by DIGITIMES — open it there to read it in full.
Read the full story at DIGITIMESRelated AI news
- Nittobo expands glass cloth output as AI chip demand strains global supplyDIGITIMES · October 6, 2026
- AI industry insiders voice alarms to NYC council as local governments take up safety concernsEconomic Times Tech · October 6, 2026
- How RobCo and the robotics unicorn wave are redefining industrial automationDIGITIMES · October 6, 2026
- Japanese startup Donut Robotics to get $1.9m investmentTech in Asia · October 6, 2026
- Huawei's Kirin 9050 Pro reveals new logic folding chip designDIGITIMES · October 6, 2026
- 聯亞 9 月營收創高!InP 基板供應改善、光通訊需求夯,高盛目標價喊上 4,459 元TechNews (TW) · October 6, 2026